translate.h 5.01 KB
Newer Older
1 2 3 4 5 6
#ifndef TARGET_ARM_TRANSLATE_H
#define TARGET_ARM_TRANSLATE_H

/* internal defines */
typedef struct DisasContext {
    target_ulong pc;
7
    uint32_t insn;
8 9 10 11
    int is_jmp;
    /* Nonzero if this instruction has been conditionally skipped.  */
    int condjmp;
    /* The label that will be jumped to when the instruction is skipped.  */
12
    TCGLabel *condlabel;
13 14 15 16 17 18
    /* Thumb-2 conditional execution bits.  */
    int condexec_mask;
    int condexec_cond;
    struct TranslationBlock *tb;
    int singlestep_enabled;
    int thumb;
19
    int sctlr_b;
20
    TCGMemOp be_data;
21 22 23
#if !defined(CONFIG_USER_ONLY)
    int user;
#endif
24
    ARMMMUIdx mmu_idx; /* MMU index to use for normal loads/stores */
25
    bool ns;        /* Use non-secure CPREG bank on access */
26
    int fp_excp_el; /* FP exception EL or 0 if enabled */
27 28
    /* Flag indicating that exceptions from secure mode are routed to EL3. */
    bool secure_routed_to_el3;
29
    bool vfp_enabled; /* FP enabled via FPSCR.EN */
30 31
    int vec_len;
    int vec_stride;
32 33 34 35
    /* Immediate value in AArch32 SVC insn; must be set if is_jmp == DISAS_SWI
     * so that top level loop can generate correct syndrome information.
     */
    uint32_t svc_imm;
36
    int aarch64;
37
    int current_el;
38
    GHashTable *cp_regs;
39
    uint64_t features; /* CPU features bits */
40 41 42 43 44 45 46 47
    /* Because unallocated encodings generate different exception syndrome
     * information from traps due to FP being disabled, we can't do a single
     * "is fp access disabled" check at a high level in the decode tree.
     * To help in catching bugs where the access check was forgotten in some
     * code path, we set this flag when the access check is done, and assert
     * that it is set at the point where we actually touch the FP regs.
     */
    bool fp_access_checked;
48 49 50 51 52 53 54 55 56 57 58 59
    /* ARMv8 single-step state (this is distinct from the QEMU gdbstub
     * single-step support).
     */
    bool ss_active;
    bool pstate_ss;
    /* True if the insn just emitted was a load-exclusive instruction
     * (necessary for syndrome information for single step exceptions),
     * ie A64 LDX*, LDAX*, A32/T32 LDREX*, LDAEX*.
     */
    bool is_ldex;
    /* True if a single-step exception will be taken to the current EL */
    bool ss_same_el;
60 61
    /* Bottom two bits of XScale c15_cpar coprocessor access control reg */
    int c15_cpar;
62 63
    /* TCG op index of the current insn_start.  */
    int insn_start_idx;
64 65 66
#define TMP_A64_MAX 16
    int tmp_a64_count;
    TCGv_i64 tmp_a64[TMP_A64_MAX];
67 68
} DisasContext;

69 70 71 72 73 74
typedef struct DisasCompare {
    TCGCond cond;
    TCGv_i32 value;
    bool value_global;
} DisasCompare;

75
/* Share the TCG temporaries common between 32 and 64 bit modes.  */
76
extern TCGv_env cpu_env;
77 78 79 80 81 82 83
extern TCGv_i32 cpu_NF, cpu_ZF, cpu_CF, cpu_VF;
extern TCGv_i64 cpu_exclusive_addr;
extern TCGv_i64 cpu_exclusive_val;
#ifdef CONFIG_USER_ONLY
extern TCGv_i64 cpu_exclusive_test;
extern TCGv_i32 cpu_exclusive_info;
#endif
84

85 86 87 88 89
static inline int arm_dc_feature(DisasContext *dc, int feature)
{
    return (dc->features & (1ULL << feature)) != 0;
}

90 91
static inline int get_mem_index(DisasContext *s)
{
92
    return s->mmu_idx;
93 94
}

95 96 97 98 99 100 101 102 103 104
/* Function used to determine the target exception EL when otherwise not known
 * or default.
 */
static inline int default_exception_el(DisasContext *s)
{
    /* If we are coming from secure EL0 in a system with a 32-bit EL3, then
     * there is no secure EL1, so we route exceptions to EL3.  Otherwise,
     * exceptions can only be routed to ELs above 1, so we target the higher of
     * 1 or the current EL.
     */
105
    return (s->mmu_idx == ARMMMUIdx_S1SE0 && s->secure_routed_to_el3)
106 107 108
            ? 3 : MAX(1, s->current_el);
}

109 110 111 112 113 114 115 116 117 118 119
/* target-specific extra values for is_jmp */
/* These instructions trap after executing, so the A32/T32 decoder must
 * defer them until after the conditional execution state has been updated.
 * WFI also needs special handling when single-stepping.
 */
#define DISAS_WFI 4
#define DISAS_SWI 5
/* For instructions which unconditionally cause an exception we can skip
 * emitting unreachable code at the end of the TB in the A64 decoder
 */
#define DISAS_EXC 6
120 121
/* WFE */
#define DISAS_WFE 7
122 123
#define DISAS_HVC 8
#define DISAS_SMC 9
124
#define DISAS_YIELD 10
125

126 127
#ifdef TARGET_AARCH64
void a64_translate_init(void);
128
void gen_intermediate_code_a64(ARMCPU *cpu, TranslationBlock *tb);
129
void gen_a64_set_pc_im(uint64_t val);
130 131
void aarch64_cpu_dump_state(CPUState *cs, FILE *f,
                            fprintf_function cpu_fprintf, int flags);
132 133 134 135 136
#else
static inline void a64_translate_init(void)
{
}

137
static inline void gen_intermediate_code_a64(ARMCPU *cpu, TranslationBlock *tb)
138 139 140 141 142 143
{
}

static inline void gen_a64_set_pc_im(uint64_t val)
{
}
144 145 146 147 148 149

static inline void aarch64_cpu_dump_state(CPUState *cs, FILE *f,
                                          fprintf_function cpu_fprintf,
                                          int flags)
{
}
150 151
#endif

152 153 154
void arm_test_cc(DisasCompare *cmp, int cc);
void arm_free_cc(DisasCompare *cmp);
void arm_jump_cc(DisasCompare *cmp, TCGLabel *label);
155
void arm_gen_test_cc(int cc, TCGLabel *label);
156

157
#endif /* TARGET_ARM_TRANSLATE_H */