gdbstub.c 2.81 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
/*
 * ARM gdb server stub
 *
 * Copyright (c) 2003-2005 Fabrice Bellard
 * Copyright (c) 2013 SUSE LINUX Products GmbH
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
 */
20
#include "qemu/osdep.h"
21
#include "qemu-common.h"
22
#include "cpu.h"
23
#include "exec/gdbstub.h"
24 25 26 27 28 29 30

/* Old gdb always expect FPA registers.  Newer (xml-aware) gdb only expect
   whatever the target description contains.  Due to a historical mishap
   the FPA registers appear in between core integer regs and the CPSR.
   We hack round this by giving the FPA regs zero size when talking to a
   newer gdb.  */

31
int arm_cpu_gdb_read_register(CPUState *cs, uint8_t *mem_buf, int n)
32
{
33 34 35
    ARMCPU *cpu = ARM_CPU(cs);
    CPUARMState *env = &cpu->env;

36 37
    if (n < 16) {
        /* Core integer register.  */
38
        return gdb_get_reg32(mem_buf, env->regs[n]);
39 40 41 42 43 44 45 46 47 48 49 50 51 52 53
    }
    if (n < 24) {
        /* FPA registers.  */
        if (gdb_has_xml) {
            return 0;
        }
        memset(mem_buf, 0, 12);
        return 12;
    }
    switch (n) {
    case 24:
        /* FPA status register.  */
        if (gdb_has_xml) {
            return 0;
        }
54
        return gdb_get_reg32(mem_buf, 0);
55 56
    case 25:
        /* CPSR */
57
        return gdb_get_reg32(mem_buf, cpsr_read(env));
58 59 60 61 62
    }
    /* Unknown register.  */
    return 0;
}

63
int arm_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)
64
{
65 66
    ARMCPU *cpu = ARM_CPU(cs);
    CPUARMState *env = &cpu->env;
67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97
    uint32_t tmp;

    tmp = ldl_p(mem_buf);

    /* Mask out low bit of PC to workaround gdb bugs.  This will probably
       cause problems if we ever implement the Jazelle DBX extensions.  */
    if (n == 15) {
        tmp &= ~1;
    }

    if (n < 16) {
        /* Core integer register.  */
        env->regs[n] = tmp;
        return 4;
    }
    if (n < 24) { /* 16-23 */
        /* FPA registers (ignored).  */
        if (gdb_has_xml) {
            return 0;
        }
        return 12;
    }
    switch (n) {
    case 24:
        /* FPA status register (ignored).  */
        if (gdb_has_xml) {
            return 0;
        }
        return 4;
    case 25:
        /* CPSR */
98
        cpsr_write(env, tmp, 0xffffffff, CPSRWriteByGDBStub);
99 100 101 102 103
        return 4;
    }
    /* Unknown register.  */
    return 0;
}